



Synopsys Users Group  
SILICON VALLEY 2012

# Unleashing the Power of the Command-Line Interface

Jeremy W. Webb

[jwwebb@centellax.com](mailto:jwwebb@centellax.com)


Centellax, Inc.

# Outline

---

- Motivation
- Team Design
- Directory Structure
- Synthesis Flow
- FPGA Implementation Flow
- Summary

# Motivation



# Outline

---

- Motivation
- Team Design
- Directory Structure
- Synthesis Flow
- FPGA Implementation Flow
- Summary

# Team Design

---

- Directory Paths
  - Integrated Development Environments (IDEs) typically use absolute paths
  - Command-line design flow uses relative paths
    - Portable design environment for design team
- Revision Control Software
  - Distribute design throughout team
  - Some RCS tools provide a mechanism for ignoring intermediate files

# Outline

---

- Motivation
- Team Design
- **Directory Structure**
- Synthesis Flow
- FPGA Implementation Flow
- Summary

# Directory Structure

---

- Design Files
- Flat Directory Structure
- Semi-hierarchical Directory Structure
- Hierarchical Directory Structure

# Directory Structure Design Files

---



- HDL Modules
  - Multiple HDL files, IP Core Files
- Synthesis Files
  - Tcl Scripts, Project Files, Log Files, Netlists
- Back-End Tool Files
  - Project Files, Log Files, Netlists, Configuration Files
- Simulation Files
  - Project Files, Waveform Files, Database Files

# Directory Structure

## Flat Structure



### HDL

- myfpga.sv
- \*.v, \*.sv

### Synthesis

- myfpga.tcl
- \*.log, \*.edf, \*.ncf

### Flat Structure

### Back-End

- \*.ngc, \*.ngo, \*.ncd
- \*.log, \*.par, \*.mrp


### Simulation

- \*.do, \*.sh, Makefile
- \*.db, \*.log

# Directory Structure

## Semi-Hierarchical Structure

- Separate directories for:
  - Source Files
  - Build Files
- Scripts and generated files collocated in build directory making it difficult to distinguish between the two



# Directory Structure

## Hierarchical Structure



- Defined location for files improve efficiency
  - source files
  - synthesis builds
  - place and route builds
  - simulation projects
  - other miscellaneous files
- Directory hierarchy generation can be automated with scripts

Jeremy W. Webb



# Directory Structure Hierarchical Example

- 📁 myfpga/ Top level directory of a design.
  - 📁 cfg/ Configuration files.
  - 📁 doc/ Specification and Design documents.
  - 📁 misc/ Put datasheets, IP core generation, etc.
  - 📁 src/ Put RTL source here.
  - 📁 syn/ Synthesis directory.
  - 📁 par/ Build directory.

📁 src/ Put RTL source here.

  📁 <modulename>/

    📁 doc/ Module related documentation.

    📁 sim/ Top level simulation directory.

    📁 syn/ Synthesis directory.

    📁 sw/ Software directory.

    📁 syn/ Synthesis directory.

      📁 bin/ Synthesis scripts.

      📁 log/ Log files (including reports).

      📁 edif/ Generated EDIF files.

    📁 synthesis/ Synthesis scripts.

    📁 files/ Files.

    📁 par/ Build directory.

      📁 archive/ Build archives.

      📁 bin/ Build scripts.

      📁 log/ Log files (including reports).

      📁 out/ Generated netlists and config files.

      📁 run/ Running build scripts.

      📁 src/ Constraint files.

# Outline

---


- Motivation
- Team Design
- Directory Structure
- **Synthesis Flow**
- FPGA Implementation Flow
- Summary

# Synthesis Flow

---

- Synplify Pro is executed in batch mode using a Tcl project file via a Makefile
- Tcl project file uses relative paths to source files located in ../myfpga/src/ directory
- A script automates generation of source file list from Tcl project file for use by the Makefile
- Tcl callbacks (synhooks.tcl) copy EDIF and NCF files to the build directory ../myfpga/par/run/

# Synthesis Flow Synthesis Makefile



# Synthesis Flow

## Example Synthesis Build



```
[jwwebb@darthbane ~]
$ cd ~/snug/git/myfpga/par/bin/
[jwwebb@darthbane ../git/myfpga/par/bin]
$ make setup
```

Executing: make setup

```
[jwwebb@darthbane ../git/myfpga/par/bin]
$ make synthesize
```

Executing: make synthesize

```
./../src/myfpga/myfpga.sv
./../src/in_buf/in_buf.sv
./../src/out_buf/out_buf.sv
```

Loading ../bin/synhooks.tcl

Running proj\_1|log

TCL script complete: "../bin/myfpga.tcl"

# Outline

---

- Motivation
- Team Design
- Directory Structure
- Synthesis Flow
- **FPGA Implementation Flow**
- Summary

# FPGA Implementation Flow

---

- The FPGA implementation flow:
  - Netlist Translate
  - Mapping
  - Place and route
  - Timing Analysis
  - Configuration File Generation
- Makefile automatically places report and log files in a log directory and leaves intermediate files in the run directory

# FPGA Implementation Flow

## Makefile Execution



- Build is performed by three scripts located in the `../myfpga/par/bin/` directory:
  - Makefile
  - `par.xilinx.mk`
  - `outarch.sh`
- Build is performed in the `../myfpga/par/run/` directory in order to contain generated files

Jeremy W. Webb

# FPGA Implementation Flow

## Makefile Targets



\*\* Place and Route Build \*\*\*\*\*  
targets:

- make archive - archive current build
  - make setup - setup build
  - make synthesize - synthesize chip
  - make translate - translate chip
  - make map - map chip
  - make par - par chip
  - make bit - generate bit file
  - make prom - generate prom file
  - make trace - run timing analyzer
  - make sdf - generate post place & route files
  - make download - program entire JTAG chain.
  - make all - run all make targets
  - make clean - clean current build folder
- \*\*\*\*\*

# FPGA Implementation Flow

## Example FPGA Build



```
[jwwebb@darthbane ~]
$ cd ~/snug/git/myfpga/par/bin/
[jwwebb@darthbane ../git/myfpga/par/bin]
$ make setup all
Executing: setup
Executing: make all
Launch Synthesizer
Launch NGDBUILD
Launch MAP
Launch PAR
Launch TRACE
Launch BITGEN
Launch PROMGEN
This build has finished
```

Jeremy W. Webb



# Outline

---

- Motivation
- Team Design
- Directory Structure
- Synthesis Flow
- FPGA Implementation Flow
- **Summary**

# Summary

---

- The suggested directory structure, and use of command-line interface scripts and Makefiles, can improve the FPGA or ASIC design efficiency and promotes a team design flow.
- The design flow is controlled such that all files generated by both the design team and the tools are stored in a known location.
- The FPGA design flow parallels an ASIC design flow.

# Questions

---



Jeremy W. Webb

